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SECTION 1
j	 1. INTRODUCTION AND SUMMARY
The Motorola design for the Hybrid Receiver uses an acquisition and demodulation scheme tailored for the Jovian
environment. The large Doppler of ..,s expected during initial acquisition led to the development of a novel
acquisition technique. This technique, the Hilbert Acquisition Aid (HAA) has been demonstrated to provide a
frequency acquisition characteristic which permits rapid acquisition (-5 seconds) for low signal-to-noise densities;
(S/ N„) > 24 dB-Hz. (For the demodulation technique, the implementation losses have been shown to be on the order of
0.5 dB from theoretical bit error probability performance. This is a result of its design, where attention has been given
to each possible source of performance degradation.)
The hardware implementation of the Hybrid Receiver permits its use in a wide range of applications. It is
commandable to permit reconfiguratiL^n during separate mission phases as well as programmable to permit its use
for varying demodulation techniques, data rates, acquisition algorithms, etc to meet the demands of the
a	 communication medium expected for each specific mission. The receiver is also channelized to permit command
selection of any of several frequencies at channel separations determined by the particular mission. In addition to its
acquisition and demodulation capabilities, spare processing capacity can be used to conduct radio science
experiments with the results presented to the telemetry interface as required.
The receiver functional block diagram is shown in Figure 1-1. The current design uses a carrier frequency of 1 Gtfz
with two down conversions prior to the baseband demodulation. The hardware in the RF portion of the receiver,
which is derived from the Motorola-designed NASA Standard Transponders and TDRSS (Tracking and Data Relay
Satellite System) User Transponder, represents a mature. high-reliability, space-qualified design. The baseband
processor, which is derived from the Motorola-designed NASA Standard Command Detector unit (COU), provides the
receiver with its software control capability and programmable demodulation and acquisition capabilities. As
- shown in Figure 1-1 the baseband processor accepts I and 0 channel inputs from the RF portion of the receiver and
controls the frequency charnel selection, receiver gain through the Automatic Gain Control (AGC), and frequency and
phase of the baseband input; through the Numerically-Controlled Oscillator (NCO) output. A!I external interfaces are
controlled by the baseband processor with telemetry outputs and command inputs provided as well as lock
indication, dc-modulated data, and clock. Other outputs and inputs can be accommodated as determined in the
definition phase of a specific mission.
The important hardware features of this design have been incorporated in a breadboard to verify the associated
concepts. The breadboard test results are addressed in later sections of this report; however, the adopted guidelines
for Vie breadboard were:
• The carrier frequency, must be approximately 1 GHz.
• The ability to implement all software algorithms is required.
• Telemetry outputs and radio science processing are not within the scope of this effort.
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Within these guidelines, the HAA and demodulation algorithms were tested with the results presented in Section., s
and 4.
The circuitry in the Hybrid Receiver will be capable of withstanding radiation doses in excess of 3 x 10' rad (Si) with
the RF circuitry comprised entirely of bipolar circuitry. The baseband processor will be implemented in hardened
CMOS as well as bipolar circuits. The Motorola-designed LSI circuits used in the baseband processor will be
constructed with a hardened, low-power, high-speed silicon-gate CMOS process with proven capability.
The following sections and appendices describe the details of the Hybrid Receiver conceptual design as well as
performance analysis and breadboard tes+ - ,suits. The functional implementation of the receiver hardware is
discussed in Section 2, with the receiver RF design and baseband processor architecture described in detail. The
acquisition characteristics of the receiver are addressed in Section 3 with relevant analyses relegated to Appendix C.
The demodulation algorithm and the associated bit error probability performance are addressed in Section 4.
Continued development is required in two areas of the Hybrid Receiver design. The first is the acquisition
algorithms. The scope of the present efforts did not include the design of a lock detector algorithm. This omission
precludes the presentation of acquisition probabilities since without a lock signal the actual acquisition time cannot
be determined. The second area requiring additional effort is in the tracking algorithms where the tracking loop
bandwidths and responses must be tailored to the actual mission profile. This may require the design of a third order
tracking loop. Also, the effects of fading should be determined for the acquisition and tracking algorithm as designed
in order that adjustments can be made, if required, to maximize the performance in the expected scintillation
environment.
i
1-3
CR 152137
SECTION 2
i
2. BASIC SYSTEM DESCRIPTION
The Hybrid Rece+ er is intended to be a highly flexible, channelized design which can acquire and demodulate
medium to ery luw data r,, in wir ar - ly x• aryino "' ommunirations environments and over a broad range of
modulation scheme This design a , J `;realized ti; ougl, software control of the important functions of the receiver.
Thus. through progra is Or-sigtie i ew i cally for each application, acquisition and demodulation strategies can be
tailored for optimal perform,; :e .' ­ +ul.^Jon formats for which algorithms can be developer' include: Phase-Shift
Keyed (PSK). Differentially Encoded r'6K (DEPSK), Differentially Encoded/Detected PSK, (DEDPSK), Ouadriphase PSK
(OPSK). and Staggered OPSK kSul'SK). For the Jupiter Orbiter Probe (JOP) mission PSK and DEDPSK are under
consideration.
2.1 Design Concept
Because of the stability of digital circuitry and the ease with which it can be integrated, the foremost design goal
was to digitize the signal as soon in the processing as possible. A secondary goal was to develop an acquisition
technique compatible with low signal-to-noise ratios and large frequency offsets. For demodulation the ADC could
operate at the IF using coherent sampling. However, for ease of implementation and performance, the acquisition
strategy required, a baseband 1-0 channel pair. This requirement, coupled with a need to minimize circuitry, led to the
decision to demodulate the input signal at baseband. This approach does not compromise the receiver flexibility in
any way: however. additional analog circuitry is required,
fhe basic requirements for the JOP mission are given i,, Table 2-1. Significant parameters are the minimum ST/N,
of 4.5 dB and the acquisition probability of 0.995 for a total frequency uncertainty of 160 kHz. Thus, while sufficient
attention must be devoted to demodulation of the signal within 1 dB of theory, a much more difficult problem is
reliable frequency acquisition.
Table 2-1. Hybrid Receiver Specifications
Minimum ST/N„ 4.5 dB
Minimum Signal Level --146 dBm
Signal Dynamic Range 30 dB
Noise Dynamic Range 4 dB
Modulation DEPSK
Data Rate 100 to 1000 bps
Frequency Uncertainty 80 KHz
Maximum Doppler Rate 50 Hz/s
21
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Table 2-1. Hybrid Receiver Specifications (Cont)
Acquisition Probability, 0.995
Worst Case in 50s
False Acquisition Probability,
Worst Case in 50s <0.0001
Maximum Frequency Tracking Error 1 Hz rms
for 1s Integration, at Maxi-
mum Signal "si., ength.
Detection DEDPSK
Bit Error Performance (0.1 to 5 x 10 -` ), <1 dB of theory
Signal Power Resolution ±0.1 dB
Motorola has proposed a new acquisition strategy, the HAA, to meet this requirement.
The receiver block diagram shown in Figure 1-1 has been divided into an RF section and a baseband processor to
p ►ovide more detail. The RF section shows the interfaces between the baseband and RF processor section and the
input signal (Figure 2-1). Both the first and second IF strips are at fixed frequencies with the channel offsets extracted
by the channelizer under software control of the digital processor. The AGC is also controlled through soitware
algorithms as is the offset frequency estimate (F, ± F:). Thus, except for the channelizer, which requires a phase-
locked loop design, the RF hardware is static. This is the essence of the design concept, where all of the important
features of the receiver are programmab;e. The breadboard design, which was used to demonstrate the feasibility of
this concept, is shown in Figure 2-2.
The baseband processor is shown in Figure 2-3. This processor makes use of the Motorola custom microprocessor
chips designed for the NASA Standard CDU. The CDU, minus its analog interfaces, has been used as the digital
processor in this design with the primary external interfaces compromising one of its functions. While the software
algorithms must respond to the command inputs, simultaneous acquisition and demodulation are achieved through
separate algorithms controlling carrier acquisition and tracking, data detection, AGC adjustments, and input
channel selection. The input frequency offset and phase are controlled through the NCO interface. Acquisition and
tracking ilput3 are obtained through two separate 1-0 channel pairs. One pair is wideband for acquisition of large
frequency uncertainties while the other is maintained at a bandwidth greater than or equal to three times the selected
data rate. Digitization of these signals is performed as close to the final mixers as is practical to avoid the problems
of drift and do offsets associated with the analog circuits.
The physical characteristics of the Motorola design are shown in Table 2-2. Through the use of LSI and low power
RF designs. the size, power and weight have been minimized. With a power consumption of 7.3 watts, a weight of
2050 grams and volume of 2100 cubic centimeters the Motorola Hybrid Receiver represents a refined state-of-the-art
digital receiver with a flexibility to meet the requirements of widely varied missions through software changes.
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Figure 2-3. Hybrid Receiver Baseband Processor
a
Table 2-2. Hybrid Receiver Physical Characteristics
1
3
Size
(cm)
Volume
(cm')
Weight
(gm)
Power
W
Baseband 14 x 20 x 3 840 250 3.0
Power Converter 14 x 6 x 1.5 126 600 1.8
RF 14 x 20 x 3 840 1200 2.5
Spare Volume 14 x 14 x 1.5 294
Hybrid Receiver 14 x 20 x 7.5 2100 2050 7.3
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2.1.1 ACQUISITION
In order to achieve the best performance, a wideband frequency acquisition loop has been designed to give reliable
acquisition performance for the low signal-to-noise and large uncertainties to be encountered during the JOP
mission. This technique avoids the complexities of sequential detection with its thresholds, dismiss times. cell
widths, etc and avoids the problems associated with discriminator-aided acquisition. The HAA, described in detail in
Section 3, has been designed to give a reliable and rapid acquisition characteristic with none of the difficulties of the
previously mentioned schemes and with superior performance. Its salient feature, the Hilbert transform
approximation, provides a unique acquisition aid.
2.1.2 CARRIER TRACKING AND DATA DETECTION
Carrier tracking is effected through software algorithms deriving frequency and phase estimates which are then
input to the NCO. This approach allows very stable carrier tracking as well as accurate telemetry information as to
the frequency of the input signal. A Maximum A Posterioi (MAP) tracking scheme, which reduces the carrier tracking
error to the minimum achievable for a given loop bandwidth, is described in Section 4. Superior performance is
achieved through a data-aided approach. Thus, the two algorithms, MAP carrier tracking and bit synchronization are
designed in tandem to enhance the performance of both algorithms through synergic interaction.
2.1.3 AUTOMATIC GAIN CONTROL
The design of the AGC algorithms has yet to be completed for the JOP application. This function is totally software
controlled in order that the bandwidths and coherence or noncoherence of the strategy can be programmable to
achieve the best performance for the particular mission. The bandwidth of the AGC loop is envisioned to be on the
order of several Hz, which would permit it to track the amplitude spectrum to be experienced in the scintillation
environment of Jupiter. Currently a coherent algorithm, which will be similar to that used in the CDU is envisioned;
however, the acquisition difficulties may require a noncoherent AGC (NAGC) for optimum acquisition performance.
This is easily accomplished in the software and will be designed when the final mission parameters become
available. A 40-dB dynamic range is envisioned for the AGC with 10-bit resolution, or ±0.04 dB resolution.
2.1.4 LOCK DETECTOR
The lock detector, also a software algorithm, will be designed at a later time since its performance will not enhance
the demonstration of feasibility of the HAA or the tracking algorithms. Its design will be based on the design of the
lock detector of the CDU with its high degree of analysis and experimental verification.
2.2 Digital Subsystem-Hardware Implementation
The digital subsystem of the Hybrid Receiver is implemented using a custom CMOS microprocessor. A
microprocessor approach was chosen mainly because of the ease with which the system algorithms can be modified
in the software. This approach also has the advantages of lower power requirements, less weight and smaller size
than a hardwired MSI configuration.
The microprocessor used in the digital subsystem is structured as shown in Figure 24. In order to optimize data
handling operations the system is configured using a 10-bit address bus, a 16-bit instruction bus and a 16-bit data
bus. By keeping these three buses separate the system is capable of performing data fetches or executing
instructions in a single system clock cycle.
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Figure 24. Hybrid Receiver Digital Subsystem
Operation of the processor is controlled by instructions stored in the program Read-Only Memory (ROM).
Instructions are read from the program ROM under control of the 10-bit address on the address bus and are
transferred, via the instruction bus, to the other devices for execution. Transfer of data between devices is
accomplished by means of a bidirectional, 3-state data bus.
A brief summary of the functions of each device in the processor is given in Table 2-3. Appendix B contains a
detailed description of the microprocessor architecture and instruction set; Table 24 summarizes the size and power
requirements for the Motorola custom Large-Scale Integrated (LSI) circuits.
Table 2-3. Processor Device Functions
PROGRAM SEQUENCER
• Controls sequencing of the stored ROM program
• Implements program branches
E"
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Table 2-3. Processor Device Functions (Cont) I
INSTRUCTION DECODER
• Controls the read/write instructions to the RAM
• Separates ALU instructions from the instruction word out of the ROM
• Decodes branch instructions to be implemented in the program sequencer
DATA BUS INTERFACE
• Controls the read/write instructions to other devices
• Controls the selection of condition flags, constants, data rate code or ROM words to be placed on the data bus
• Contains the shift count register for control of Arithmetic Logic Unit (ALU) shift operations
ALU
• Performs two's-complement arithmetic operations required by the program (add, subtract, negate, absolute
value, increment and arithmetic shift right). 	 ;I
• Generates condition code flags used for program branches (carry, overflow, negative and zero).
DATA ROUTER
• Interfaces the command input to the data bus
• Stores and outputs the AGC word
• Controls the timing of output signals
DEDICATED ACCUMULATORS
• Accumulates samples from A/D converter
• Generates A/D converter and sample/hold timing
NUMERICALLY CONTROLLED OSCILLATOR
• Generates Local Oscillator (LO) signal for second IF
• Allows frequency and phase control by a digital word
RANDOM ACCESS MEMORY (RAM)
• Contains storage for program variables
• 64 words x
 16 bits
PROGRAM ROM
• Contains the stored program for control of the processor
• 1024 words x 16 bits
2.2.1 PROGRAM SEQUENCER
The purpose of the program sequencer is to control the order of execution of instructions from the program ROM
and to implement program branches. The program sequencer (Figure 2-5) consists of a presettable 10-bit
synchronous counter, a 2 . 1 multiplexer, a 10-bit full adder and a 5-bit register. In normal operation the program
counter is incremented every system clock cycle and instructions are read from the program ROM in sequence. In
2-8
Chip
Power Consumption (mW)
Metal Gate Si-Gate (est)
Dimensions Number of f =1.024 MHz f = 1.25 MHz
Device (Mils) Transistors VDD = 13.4V VDD = 5V
Program Sequencer 204 x 212 1058 167 50
ALU (each) 219 x 219 1156 51 15
Instruction Decoder 220 x 195 998 176 53
Data Bus Interface 244 x 239 1279 119 36
Data Router 229 x 229 1522 63 19
Dedicated Accumulator 232 x 232 (est) 1200 -1500 (est) — 50
Numerically Controlled Oscillator, 255 x 255 (est) 1200 - 1500 (est) — 100
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Figure 2-5. Program Sequencer
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order to execute branch instructions, however, it is necessary to force the address bus to some arbitrary state and to
continue program execution from that point. A program branch is performed by synchronously loading the program
counter with the address on the output of the jump address multiplexer. The jump address multiplexer selects the
proper address depending on the type of branch to be performed. In the case of an absolute branch, bits 0 through g of
the instruction bus are selected as the next instruction address. For a relative branch the number in the address
offset register is added to the current address plus one and the result becomes the next address. The counter preset
and address selection are controlled by the JAM and ADDRESS SELECT signals, respectively, from the instruction
decoder.
2.2.2 INSTRUCTION DECODER
The instruction decoder serves three main functions in the system: generation of the 4-bit ALU instruction words,
Random-Access Memory (RAM) access control, and program branch decoding. The ALU instructions are generated
by the ALU instruction decoder. The ALU instruction decoder separates ALU instruction words from the word on the
instruction bus and sends them to the proper ALU for execution. The actual decoding of the 4-bit instruction word is
performed by each ALU. Instructions that involve the RAM are executed under control of the RAM access decoder.
The RAM access decoder separates the RAM address from the 16-bit instruction word and generates the chip select
and memory read signals required for operation of the RAM. The branch decoder controls the execution of the
program branch instructions. Program branches can be made conditionally on the state of any of the eight program
flags, the four condition-code flags (C, V, N, Z), or the three externally controlled user flags. The branch decoder
determines whether or not the state of the selected flag meets the condition required for a branch to take place; if so it
generates a JAM signal to the program sequencer. The branch decoder also selects the correct branch Gddress
depending on whether an absolute or a relative branch is to be performed. The block diagram for the instruction
decoder is shown in Figure 2-6.
2.2.3 DATA BUS INTERFACE
The Data Bus Interface (DBI) shown in Figure 2-7 provides the means for interfacing the system data bus to various
external data sources. Program constants contained in the program ROM, the 4-bit data rate code, and the condition-
code and input flags can all be placed on the data bus through the DBI. When program constants are read from the
program ROM it is necessary to disable the instruction decoders on each of the chips to prevent them from
responding to the constant as though it were an instruction. The IREC signal, generated on the DBI, serves this
function. Also implemented on this chip are the two 5-bit shift counters required for ALU shift operations. These
counters control the length of shifts performed by the ALU chips.
2.2.4 DATA ROUTER
The data router chip controls the interfaces between the digital subsystem and external subsystems. Circuitry for
interfacing the command input and the AGC to the processor is implemented on this chip. The required output signals
from the digital subsystem, such as detected data and status indicators, are generated on the data router. The data
router also provides a 16-bit serial output word at a rate of one-eighth of the system clock for telemetry use (the SNR
signals shown in Figure 2-8). The control signals for the data router are supplied by the DBI chip.
2-10
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Figure 2-6. Instruction Decoder
2.2.5 ALU
The ALU is a 16-bit arithmetic unit (organized as two 8-bit slices) that performs 2's-complement arithmetic
operations. This unit is capable of performing 13 operations, which are coded on a4-bit instruction word (detailed in
paragraph D.1.2.3 of Appendix D). Operand data is stored in the A and B registers with results stored in the B register.
The ALU provides four condition code flags (zero, overflow, carry and negative) that are used to perform conditional
branches. All ALU instructions are executed at the system clock rate. A 16-bit add operation is executed in four clock
cycles as follows: ( 1) load A register, (2) load B register, (3) add, and (4) read B register. A block diagram of an 8-bit
slice ALU is shown in Figure 2-9.
2.2.6 DEDICATED ACCUMULATORS
The dedicated accumulators perform accumulations on the samples from the HAA (acquisition) and tracking
channels. Samples from the A/0 converter are loaded into registers and added to the appropriate accumulator. This
chip contains six 16-bit accumulators that can be read or written into by the processor. The A/D converter and
sample/hold control signals are generated on this chip. The block diagram for the dedicated accumulators is shown
in Figure 2-10.
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2.2.7 NUMERICALLY CONTROLLED OSCILLATOR
The NCO generates a sinusoidal signal of which the frequency and phase are controlled by a digital word from the
processor. As shown in Figure 2-11, the NCO has a24-bit input register (loaders as two 16-bit bytes), a 24-bit full adder
and a 24-bit storage register. The binary number in the input register controls the NCO frequency according to the
formula:
f	 _ Control Word 
x f,	 (2-1)2
,l	 ALU SHIFT	 DATA RATE
EN	
COUNTERS	 CODE
S	
DATA
BUFFER	 18 SUS
"IT
DOWN
7r-^^
COUNTER
CLK FT
EN
"IT
DOWN
LOAD COUNTER
t	 CLK
INSTRUCTION-,-, BUFFER
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DATA	 ENABLE
RATE	 TRI•STATE
REGISTER	 BUFFER
A DECODE
CLK
CF
•	 DATA	 Bus
SELECT	 MUX
SELECT
DISABLE
D
F-F
CLK
DECODER
EN SHIFT 1
EN SHIFT Z --4 DISABLE
RD ADC
DISABLE WRITE 18 WA AGC
ADC DATA WR CD
WR DECODER TRANSFER
DECODER WA TLMADC LD OFFSET
SYS I
CLK
IREC N7h^
Figure 2-7. Data Bus Interface
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where f, is the NCO clock frequency, f.. is the output frequency and the control word is the binary number in the input
register. A read-only memory (external to the NCO) maps the frequency word to a magnitude by means of a D/A
converter. Phase control of the output is provided through the phase register. By changing the number in the phase
register, the phase of the output sinusoid can be instantaneously shifted by up to ±180 degrees. The incremental
phase shift is given by:
1d) = (Phase Word) X 3L69-"e 	 (2-2)
1024
where the phase word is in the range from -1024 to +1023.
The output of the D/A converter is amplified and filtered and fed to the RF section of the receiver.
RD
COMMAND
INPUT	 COMMAND	 DATA
INPUT	 BUS
COMMAND	 SUFFER
INPUT
	 S
Figure 2-8. Data Router
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SECTION 3
3. HILBERT ACQUISITION AID
The development of the HAA was necessitated by what Motorola considered undesirable properties of the
sequential-detection-based acquisition strategies. Whereas sequential detection requires a somewhat complex set
of thresholds and dismiss times. the HAA requires only a loop noise -bandwidth setting established by the particular
design point selected by the mission. The HAA has a gradual degradation in acquisition time as the input SNR drops
below the design point and acquires iamatically faster as the SNR is improved. A functional block diagram of the
HAA is shown in Figure 3.1.
S(t) - 32 milt) cos (Wo t + e0 )
W (Jo - Wr 2 rrdl
0 = so - Or
ZI(t) = DI + AIm(1)cos[ Wt + m + a 1( w )]
DI
LPF	 COW) 
WSGN
1(t) AIri(t)cos(Wt
cos(Wrt+ gr)
O(t) Agm(1)s1n(w'
LPF	 Oq(W) +^	 1;q(q
Zq(t) = Dq - Agm(1)s1n[ WI • 0 - aq(W)- ,e I
Nh 1s
Figure 3-1. Hilbert Acquisition Aid
3.1 HAA Analysis
A noiseless analys i i A this scheme was undertaken (Appendix C) to determine the effects of do offsets, quadrature
error, amplitude imbalance, and limiters in the cross-terms.
For the case where the SGN operators were ignored (i.e., no limiting) the resulting control signal [<H(t)>] is
derived in (C-9) which is repeated here for reference,
3-1
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<H(t)> = 2 DD., - AA, sin (o + 13)
	
(3.1)
where
D and D., -- I and 0 channel do offsets
A and A, = I and 0 channel signal amplitudes
Ouadrature error
d^	 = w(f) - 0.,(f)
In arriving at this result it was assumed that the control signal was averaged or a period of time which is large with
respect to the offset frequency. (.if) '. Seen in (3-1) is that the de offsets (D. and Dj are not affected by data
modulation or reference phase and must be controlled to avoid significant error. However, if an adequate transition
density exists in the data modulation, or if there are periodic software-controlled phase inversions, capacitive
coupling is permitted, allowing the offsets to be reduced to only two elements in the actual implementation - one
buffer amplifier and an Analog - to-Digital Converter ( ADC). Again, from (3- 1) it is seen that quadrature errors (p), if not
controlled adequately, can produce significant degradation. With reasonable care p can be reduced to negligible
proportions and then only the 1-0 phase difference becomes important.
An all-pass network has been designed which permits the 1-0 phase difference (o) to be controlled over a wide
range of frequencies with a characteristic -.;h ich approximates a Hilbert transform from which this technique derives
its name. Typical char acteristics of o(w) are shown in Appendix C. Figures C-2 and C-5. The purpose of the HAA is to
resolve the frequency wi!,",in a sufficiently narrow band in order that a coherent phase-tracking algorithm can
acquire it. Thus, a characteristic as shown in Figure C-3 would be used for loop bandwidths (B, ) on the order of 100 Hz
and the characteristic shown in Figure C-6 would apply for B, — 10 Hz. For the JCP mission B, must be approximately
5 to 20 Hz. Therefore, the second characteristic has been selected.
Because the Hybrid Receiver design is primarily digital with the maximum use of software control, the use of
limiters permits the digitization of the I and 0 acquisition channels prior to the multiplication with only sign
inversions 'or multipliers. Thus the requirement for an 8 bit x 8 bit multiplier and i, associated high power
consumption is removed. Therefore. the technique with the hmiters has become the primary alternative. The analysis
of this scheme is undertaken in Appendix C with the same conditions as were previously assumed for no limiters The
resulting control signal • H(t) • is given in (C-28) and (C-29) and is -.epeated here for reference,
<H(t) -	 -2 (D o.;(2p - 1) + D,36 (2p - 1) + Acosm, sin(iG + /t) + A.,cosm,sm(o 	 (3.2)
IDI<IAI
ID.,I <IA,I
= D SGN(D,) + D,SGN(D ) 	 (3-3)
ID. i -^- IA
D,, I %IA,,I.
3.2
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where
^h = sin	 ( D' ): m„ = sin ' ( D4 ) VI = n ' (W) - a'(W)A,	 A„
p = Prob [m(t) = 11.
Fo y
 do offsets less than the signal amplitude (the only case of any practical interest) the error signal is not changed
markedly from (3-1). For negligible offsets, quadrature errcrs and amplitude imbalance, the characteristic is seen to
be pi oportional to the signal ampli?-ide ;or the limited case and proportional to the signal power for the true multiplier
case. Similar problems exist with P and D,, and quadrature imbalance. However, as with the previous case, with the
assumption of adequate transition density or with reference phase inversions, capacitive coupling renders the
offsets negligible and the quadrature error can be controlled to insignificant levels. The results for this case are
completely described in Appendix C with the effects of degradation shown. This implementation, however, does not
suffer from any significant hardware degradations since the circuits can be designed with insignificant do offsets,
quadrature errors, and amplitude imbalances.
3.2 HAA Performance
The test results of the HAA with the configuration shown in Figure 3-1 (except analog multiplier is used in place of
the limiters) are presented in the following paragraphs. For these tests the noise bandwidth of the I and 0 acquisition
charnels was established at 50 kHz and the HAA phase characteristic was chosen with F, =100 Hz and F2= 50 kHz as
shown in Figures C-7 and C-8 of Appendix C. The ST/ K, calibration was performed as discussed in Appendix C. Each
set of data is presented for two data rates, R =100 bps and R = 200 bps. As shown by these results, the data rate has
no effact on the acquisition performance, as was expected [(3-1) through (3-3)].
Typical acquisition trajectories for the three S/N„ test values and for initial frequency offsets [.iF(o)] of 44.8 kHz
and 11.2 kHz for R = 100 bps are given in Figures 3-2 and 3-3. As seen in these figures, the trajectories exhibit a
damped oscillation about the center frequency, with the damping coefficient varying with S/N,,. An AGC algorithm
could be added to the algorithm it constant damping is desired. Typical trajectories are not given for R = 200 bps
because of their similiarity to those for R = 100 bps.
32.1 PERFORMANCE TEST RESULTS
The test data for data rates. R =100 and 200 bps, respectively, are shown in?ables 3-1 and 3-2. These tables include
statistical data from 64 separate acquisition trials at each of three frequency offsets, the signal-to-noise densities
(S/N„), and two data rates. The test statistics were maximum absolute offset frequency, MAX 1-,%F(t) 1; average
absolute frequency offset I AF(t) I, ai-id average frequency offset AF(t) . The data from these tables is also plotted in
Figures 3-4 through 3 -6 The stat istical significance of the maxima shown in Figure 3-4 is questionable. However,
since true variances cannot be calculated with the pi esent test arrangement this parameter is presented. The
average absolute frequency offset of Figure 3-5 is an estimate of the variance. This curve in conjunction with the
average offset in Figure 3-6 can be used to approximate the frequency jitter at any given time. However, it must be
realized that jitter is not of primary importance since this is an acquisition technique, not a tracking scheme. Of
primary importance would be the mean time of the first zero crossing and its derivative at the crossing. This is the
3-3
(3-4)
1-'
C 1 152137
case because the lock detector detects the signal quickly and with high probability as it passes into the narrow filters
o` the tracking channels. When detected the HAA either is disabled or much reduced in gain to provide adequate
frequency tracking performance.
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Figure 3-2. Typical Acquisition Trajectories, Af(0) = 44.8 kHz
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Figure 3-3. Typical Acquisition Trajectories, of(0) = 11.2 kHz
d
ORIGINAL PAGE I^
OF POOR, QUAIZN
3-5
-
• I	 i
! - 1	 I` i• •• II	 I ui : ....1	 I	 ••	 I _
I '	
1 ^
••• 00• 1,0,0 .	 .
or
I
...L.
i	 .'•L•
•	
••••
I
,	 I	 •
L	 I
^	 1	 1
1
1
1
1	 ^	 ^	 I
I	 i
I	 I	 I	
i	
^ l
1
,^I	
•	 `
,	 ,	 ;. H
•^.. ^.
i I	 N	 I v	 ..^....... `.. :. N
a a Y ...	 .
Q Q --
r NIL	 IL	 ^•	 i^	 -	 - - - - • •
.. ...
	
.. .. .
1 ....	I r
O
N
TU^ CN7Q
O	 UigJ U-
0)
E
uj
EL
v
O M
n^
Ln LL
0
CR 152137
^ i =
1 ^
1
0
0
^
0
D
R N •-
0o z z
2 y N
N kn
o
(=H)	 { I (111 V I I XVIM
y
3-6
f -.
CR 152137
100000 -	 -	 -	 - -	 -	 —
R = 100 BPS S/N0 = (	 j DO -Hz I	 '
----- R = 200 BPS I :^^
10000
:^ •-... (20) '•.•x•;(20)
• (20)
1000 .• n 	 ----	 --- —	 -	 -'•-'+.
•
(24 ) .	 ^.•
N
100 n - -
	
r•^..--
•
-
Ia
ti^
( :
n
0(28)
• e (28)
S	 S	 (28)
• (24)
(28)
-100
--
:^ :	 I (24)
F 1 _ 100 Hz : ......
F2 50 KHz
d1=11.2 KHz df=22.4 KHz df =44.8 KHz
.1000 ! -	 -
0	 5 10	 15	 0 5	 10	 15	 0 5	 10 15
TIME (SEC) "76.17
.I
	
Figure 3-5. Average Frequency Offset
r
3-7
N N
m 0 uQ
Q
00R N N
O OO 2 2Z
N N N
► .	 . r }
.	 .
•''^^ . +^ , r•
a
.^, ^^',
w~ .^ alt.	 ..
r„4
rf. .^^
1
; J"4
N
:r.
.^
CM
IL	 LL
•H
.. y
•... H.
.1	 Tf t
♦.•
OOGOO
O	 OO	 OO	 OO
00O
3
0
N
O
Ln
U
W
toO
W
r
O
N
N
QaUC
U-
0N
Q
Q
LL.
CR 152137
(ZH) l(owl
3-8
CR 152137
For the data rate R _ 200 bps, the data is presented on the same plots for easy comparisons. Typical trajectories
were not shown for R = 200 bps because of the similarity to R =100 bps. Demonstrated by these results is the lack of
effect of the modulation as expected from the results of Appendix C. Only S/N„ affects the performance.
Table 3-1. HAA Test Results (R = 100 bps, F, = 100 Hz, F: = 50 KHz)
for 64 Acquisition Trials
S/N, = 20 dB-Hz S/N„ = 24 dB-Hz S/N = 28 dB-Hz
Af(0) t(s) Maxi Af(t)l Af(t) Max1 Af(t)I 11f(t)I :f (t) Maxl if(t)I ^f(t)
5 47828 22384 22213 17129 5193 1590 9668 2330 -718
4.48 kHz 10 28751 10751 9686 6484 1765 -208 4300 784 -336
15 29339 8410 1	 7272 4489 1229 -66 2874 503 7
5 31345 15776 15335 17516 4584 846 4974 2352 -532
22.4 kHz 10 33212 11075 10357 8636 1546 -73 2848 718 -120
15 29995 6659 5707 6160 1535 -47 2684 576 -21
5 23307 7739 6506 11075 2370 26 3187 875 182
11.2 kHz 10 27985 6510 4690 5040 1317 452 2797 598 -120
15 24131 %38 4672 9154 1243 98 2221 I 507 -29
Table 3-2. HAA Test Results (R = 200 bps, F; = 100 Hz, F, = 50 kHz)
SIN„ = 20 dB-Hz S/N„ = 24 dB-Hz S/N, = 28 dB-Hz
.Af(0) t(s) Max 	 If(t)I I At(t)I V(t) Maxi if(t)I I .sf(t)I if(t) Max1 
-if (t)I I ,If(t ► I -f(t)
5 34908 16414 16378 19124 5558 1349 7370 1882 -350
44.8 kHz 10^ 26699 4916 1645 14445 1838 146 3093 715 -281
15 19303 3512 686 5682 1280 -503 2112 514 22
5 30331 12822 11783 15517 5153 3366 6521 2294 -2133
22.4 kHz 10 24576 6863 5733 7713 1586 219 3362 514 142
15 28471 5423 3534 1306 332 1634 427 36
5 28672 6794 5660 15386 2181 992 3413 908 171
11.2 kHz 10 26487 5879 5109 4635 1,058 357 2232 514 -40
151 28442 5656 3643 5715 1284 63
.
1 _M 485 -164
i^
5
s	 3-9
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3.2.2 CONCLUSION
This test data is considered verification of the HAA concept. Because of the fledgling nature of this technique and
the shortness of development time, it is not believed to be performing to its optimum at this stage. Furthermore, it
must be realized that since this is an acquisition technique, a lock detector and more extensive testing is required in
order to characterize the full receiver acquisition performance. Because it is likely that the tracking algorithms
would be operating concurrently with the HAA algorithm for the actual receiver, the acquisition is expected to be
essentially determined by the first zero crossing of the frequency acquisition trajectory.
Continuing development is required to test the preferred limiting version of the HAA and to adequately
characterize the acquisition probability. However, the results to date indicate that acquisition times of
approximately 5 seconds at the design S/No of 24 dB-Hz are achievable. As the data rate is increased, acquisition
improves for the same ST/N.,, since the data rate plays no part in the acquisition process and only S/N, affects
performance.
d
3
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4. DEMODULATION
The Motorola design for the demodulation of the input signal is shown in Figure 4-1. This scheme was selected to
maximize the bit error probability performance of the Hybrid Receiver at the expense of processing complexity.
Because the communication envirc invent for the JOP mission is difficult and the transmitter power is constrained,
the margin from theoretical perlorn.ance allocated to the receiver must be kept at a minimum. The processing power
of the circuits developed for the NA.A Standard CDU is more than adequate for this task. Coupled with an ADC, an
NCO, and pre-accumulators, the Motorola-designed processor can perform the demodulation of signals with a
minimum of degradation from theoretical performance.
In the paragraphs that follow, the carrier tracking loop and bit synchronization loop are analyzed; both theoretical
and experimental performance are given.
4.1 Carrier Tracking Loop
The Hybrid Receiver uses a baseband sampling scheme to implement a second-order, suppressed-carrier, data-
aided loop. The many advantages of the data-aided configuration have been well documented'-
The carrier tracking algorithm is shown schematically in Figure 4-1. The in-phase samples (I,) and the quadrature
samples (0) are summed in integrate-and-dump accumulators. With nominally 160 samples per bit interval and 8-bit
quantization in the ADC, these accumulators can be considered to approximate perfect reset integrators. The outputs
of these accumulators are applied to an arc tangent mapping ROM with a resolution of 21r/1024 radians. This
estimate of the phase error is applied to the loop filter which drives the phase of a NCO to achieve synchronization.
The ADC sample instants are determined by the Ultra-Stable Oscillator (USO) frequency and phase, while the NCO
translates the input frequency and shifts the input phase to effect tracking.
This algorithm offers the advantage of coherent tracking performance when the channel phase characteristic is
approximately constant over a bit interval. Where the channel phase characteristic is approximately constant over
two bit intervals the differential detection scheme shown in the figure can be shown to be the optimum a posteriori
receiver of differentially encoded data.'
The entire tracking algorithm is stored in ROM, with ROM-resident loop coefficients selected to minimize steady-
state phase jitter. This section describes the detailed design, analysis, and implementation of the Hybrid Receiver
carrier tracking loop.
t"i
Simon, M.K., and Springett, J.C., "The Theory, Design, and Operation of the Suppressed Carrier Data-Aided
Tracking Receiver," Jet Propulsion Laboratory, TR 32-1583, June 15, 1973.
Lindsey. W.C.. and Simon, M.K., "Telecommunication Systems Engineering," Prentice-Hall Inc., 1973, pp. 530-546.
Lindsey. W.C., and Simon, M.K. op. cit.. pp. 246-253.
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Current investigations are in progress to develop a coherent sampling' schemeto implement the HAA which would
then permit IF sampling for the tracking algorithms similar to the approach used in the NASA Standard CDU.'
r.^ 4.1.1 CARRIER LOOP MODEL
A simplified model for the carrier tracking loop is shown in Figure 4-2. The significant components are described
i	 below:
' Ouantizer-Sampler — This is the model of the ADC which has 8-bit quantization of the input signal over a range of
+V, volts and holds each value until another sample is taken. The ADC digitizes the I and 0 baseband channels which
have a signal component
S = Am(t) cos a
	 (4-1)
S,, = Am(t) sin a	 (4-2)
The value of the digital number out of the sampler is
I =	 S2* I — 1) S
J
	(4-3)
V.
0
	
I 
L
-^ S]
	 (4-4)
V.
where the brackets indicate the integer port
N-Sample Accumulate and Dump — This operator simply accumulates the sampler output values over a data-rate-
dependent number of samples, then dumps the accumulated value into the loop filter and clears itself.
Arc Tangent — This function is performed by a read only memory which accepts as its input the I and 0 values,
scales them appropriately and outputs a signed digital number proportional to the phase error. Because this elemei
performs its own scaling it removes the effects of do gains and signal levels at its input and allows the phase estimate
to be independent of input levels as well as modulation polarity.
Loop Filter — The carrier loop filter is a first order digital filter consisting of two parallel branches (Appendix B).
One branch simply scales the input: the second branch is a scaled running accumulation of the input. The filter output
is the sum of both branch outputs.
NCO — This oscillator accepts a digital control word from the output of the loop filter which either advances or
retards the phase of its output frequency.
Although the model of the carrier tracking loop is conceptually simple, there is an area where a simplifying
assumption appears to be necessary to render the loop equation analytically tractable. This is the clocking of the
output of the accumulate-and-dump operator at a sub-multiple of the sample clock.
Springett.	 "Coherent r)emodulation by Sampling." Jet Propulsion Laboratory, IOM 3300-75-025. February 13.
1975.
Klare. S.W., and McCallister. R.D., "NASA Standard Command Detector Unit Engineering Report," February 28,
1977, Motorola. Government Electronics Division, Scottsdale, Arizona.
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This difficulty is not easily accommodated. It is relatively easily shown (Appendix A) that the formal transform of
the accumulate-and dump system component is not defined. This is, of course, a serious setback to the intended
x-transform approach to the loop performance analysis.
In general, there is no satisfactory simplifying assumption that is applicable to the N -sample accumulate-and-
dump. However, in the special case in which all other significant system time-constants are much smaller than that
associated with the accumulate-and-dump, we may invoke a discrete system version of the "delta-correlated"
argument. That is. ^ Ince the accumulate-and-dump corresponds roughly to a low-pass filter with the corner
frequency at the dat.3 frequency, .ts effect on all spectral components at the much lower frequencies important to
loop dynamics can be approximatelv modeled by multiplication by the do-gain (N).
Assumption: The effect of the accumulate-and-dump elements maybe modeled by preceding the carrier tracking
loop input with the unit-dc-gain associated attenuation characteristic, leaving the do-gain (N) to contribute to the
open-loop ga ii: of the carrier tracking loop. However, because the accumulate and dump filters are followed by the
arc tangent function which is insensitive to input levels their effect will be ignored completely.
4.1.2 CARRIER LOOP ANALYSIS
4.1.2.1 Z-Transform of Closed-Loop System
Neglecting for the moment the impact of the matched filter (accumulate-and-dump) the carrier tracking loop model
becomes as shown ii Figure 4-3 below.
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The z-transforms of the loop components are easily evaluated in Appendix B yielding
I'M = E. + E	 _ 1z	 (4-5)
z 
D(z) -= zK(1	 (4-6)
where
E,	 First-order loop coefficient
E	 = Second-order loop coefficient
K d,	 NCO gain (radians/ digital count)
_	 ;;/1024 radiansrdigital count
Then the open-loop transfer function is simply
G(zl	 K ? Q.)1	 (4.7)
where
K	 --- K„ Ke,	 (4-8)
The desired loop transfer function is given by
A
g(z)
	 H(z)
	
G(z)	 (4 9)
8(z)	 1 + Glz)
or
H	 KFWlzl	 (4-101(z	 1) , F(zl 
Upon substitution of (4-5) into (4-10), the closed loop transfer function simplifies to.
H(zl	 K(E , E ) z	 ( K - E )	 _	 (4-11)(z	 1)	 K(E	 E) z	 (K • E,)
4 12.2 Analog Equivalent Loop Transfer Function
It would facilitate the procedure for obtaining optimal receiver performance it we could draw upon the wealth of
analysis and experience with analog tracking loops by deriving the eq:uvalent analog loop equations Assume that
the loop dynamics are primarily dictated by input spectral components much lower than either the saniplinq
fre q uency or data frequency (r e . f - - 1/T)
4-6
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Thus
s
'	 .T <<1
	 (4- 12)
1	 But
l
z = EXP (sT) = 1 + sT + 2 (sT) ' + ...
	
(4-13)
t
Which implies that the loop equation may be approximated by substituting for the variable z in terms of s.
z ^= 1 + sT	 (4-14)
To this end, define the equivalent analog carrier tracking loop transfer function
A009) 7 H (s) - H (z)
	
z = 1 + sT	 (4-15)
Then
H(s) _	 (2^(u) s +
s ' + (2,tu,) s + wt 2
	 (4-16)
where
T
K E,	 (4-17)
K
	
E. + E
	 (2w^) =
	
K (E, + E,)
	 (4-18)
T	 2v K E,
4.1.3 CARRIER TRACKING LOOP DESIGN POINT
Having (4-16) the loop operating point may be set in the following systematic fashion:
• Determine the manner in which all data-rate dependent coefficients must vary in order to maintain constant
carrier tracking loop jitter at threshold over all data rates.
• Determine an appropriate carrier loop operating point and the corresponding loop dynamics.
4.1.3.1 Data-Rate Dependent Coefficients
The carrier tracking loop noise bandwidth may be approximately determined by using the analog equivalen`, loop
transfer function.'
B. _ -	 + -	 — 4 1	 K (E,	 E^) +	 E'	 (4-19)
2	 4^	 T 4	 E, + E; )]
Lindsey. W.C.. "Synchrcnization Systems in Communication And Control," Prentice-Hall, Englewood Cliffs, New
Jersey. 1972
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Then, since the carrier loop tracking coefficients are constant over all data rates, simply assuring that K, the tracking
loop do gain, remains constant over all data rates guarantees that the primary design criterion will be met. The do
gain K for this design is
K = K„ Ko = 512 
1024	 2	
(4-20)
4.1.3.2 Determination of Carrier Tracking Loop Operating Point
The second phase of the carrier tracking loop design involves two operations:
• Derivation of coefficient values which result in tracking performance consistent with the communications
environment. This will generate a set of tentative values, whose accuracy is contingent upon the adequacy of
the analog equivalent loop as a model for the discrete tracking loop behavior.
• Rigorous calculation of the carrier tracking loop noise bandwidth corresponding to the coefficient values
chosen in paragraph 4.1.3.1.
Because the minimum S/N , is specified as 24.5 dB Hz with a minimum data rate of 100 bps, the carrier tracking loop
bandwidth (B,) must be on the order of 5 Hz to ensure linear operation of the loop and to minimize loop tracking error.
Choose a target loop damping factor of
1	 (4-21)
Substitutin g this value in (4-18) and solving for E,, yields,
E. = E;±2^E,
where, since E, is less than unity and E,, must be positive, only one solution is possible,
E,, = E, + 2 ,'T	 (4-22)
Solving (4-19) for E„ with B, = 5 Hz yields,
E„ = 0.2 — E, ± %r 0.04— 2	 (4-23)
Equating these two solutions and solving for E, results in the polynominal
X' + 2X' + 1.3X = — 0.2X = 0	 (4-24)
where X = \ E,
The only relevant root of this polynominal is
X -= 0.2732, or E, = 0.01621	 (4-25)
Since E, must be a binary fraction (1 /2j), choose
E = 0.015625 = 2
	
(4-26)
4-8
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Then, substituting this value into (4-22) and solving for Eo yields
E = 0.265625 -- 0.25 = ?_;	 (4-27)
Using these values in (4-18) and (4-19) results in a loop bandwidth and damping factor of
BI = 4.79 Hz	 (4-28)
i	 = 0.7513	 (4-29)
These values have ben used in the Hybrid Receiver breadboard with acceptable performance as discussed in
paragraph 4.3. It should be noted teat these coefficients have been selected on the basis of S/No and damping factor.
The dynamics of 50 Hz/s will require - third-order loop for acceptable performance, or if the 50 Hz/s Doppler rate is
only transitory, more information on its characteristics is required to select an appropriate loop filter configuration.
4.1.3.3 Bit Synchronization Loop Components
Sa.mpler/Ouantizer — This element is identical to that described in paragraph 4.1.
In-Phase Accumulator — Data samples are accumulated over the estimated bit duration to implement a digital
matched filter for both I and 0 channels.
Mid-Phase Accumulator— Data samples are accumulated over one bit duration starting from each estimated mid-
bit epoch for both I and 0 channels.
SGN(•) — Following the end-of-bit, the received data bit is estimated to be equal to the sign bit of the in-phase
di g ital accumulator.
Transition Detector — Clearly the mid-phase integration contains no estimate of bit synchronization timing error
unless the data changed polarity. The transition detector establishes the proper weighting for the mid-phase
accumulation value. For this case, with differential encoding, the detection of a -1 indicated a phase inversion of
the input.
Bit-Synchronization Accumulator — The properly weighted mid-phase accumulator values are accumulated over
M data transitions to provide a narrow bit synchronization tracking bandwidth.
Scaling — Data-rate dependent scaling provides identical bit synchronization loop tracking dynamics scaled to
the input data rate.
BS Clock — The bit-synchronization clock is advanced/ retarded as a function of the input correction word to move
the estimated end-of-bit to within the nearest subcarrier cycle. This limited resolution is then augmented by the
subcarrier tracking loop performance to provide adequate overall bit-synchronization resolution.
4.2 Bit Timing Synchronization Loop
Proper detection of the demodulated data stream requires the use of some form of matched filter. Implementation
of this matched filter, in turn, requ i res the generation of accurate estimates of the end-of-bit epoch. It isthefunction
of the bit synchronization loop to generate these end-of-bit estimates.
The bit synchronization configuration, a digital data-transition tracking loop, consists of two parallel branches
which are strobed by a timing generator driven by an error signal formed from the product of the branch outputs. The
in-phase branch monitors the polarity of the actual transitions of the input data and the mid-phase branch obtains a
measure of the lack of synchronization.
(i
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The performance of this loop has been the subject of extensive analysis,' e, a at NASA's Jet Propulsion Laboratory.
These results will be drawn on throughout this section, which describes the detailed design and implementation of
the Hybrid Receiver bit synchronization loop.
4.2.1 BIT SYNCHRONIZATION LOOP MODEL
k
i.
t
A
IN-PHASE	 DIFFERENTIAL
	
d 
ACCUMULATORS
	 DECODING
	
Ii	 2
Ael
n(t)
r
SO, E) +
	 SAMPLER	 BS	 SCALING	 BIT-SY
n2s
t	 (ADC)	 CLOCK	 ACCUMUL
n
EQ
MID-: tsA.r	 EXP (-ST/2)
ACCUMULATOR
Figure 44. Bit Synchronization Loop Model
4.2.2 ASSUMPTIONS
There are two fundamental assumptions required to facilitate the analysis of the bit synchronization tracking loop:
• Bit synchronization tracking error is srowly varying relative to the data rate.
• The approach employed in analyzing the carrier tracking loop may be used to resolve difficulties due to
clocking the accumulate-and-dump operators at sub-multiples of the input clock rate.
Lindsey. W.C.. and Tausworth. R.C., "Digital Data-Transition Tracking Loops," JPL Space Programs Summary
37-50, Volume III. April 30. 1%8, pp. 272-276.
a Simon, M.K., "An Analysis of the Steady-State Phase Noise Performance of a Digital Data-Transition Tracking
Loop," JPL Space Programs Summary 37-55, Volume III, February 28, 1%9, pp. 54-62.
9 Simon. M.K., "Optimization of the Performance of a Digital-Data-Transition Tracking Loop," IEEE Transactions on
Communication Technology, October 1970, pp. 686-689.
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The significance of the first assumption is that it permits us to model the bit synchronizer as a continuous phase-
lock loop. With this step, we may take advantage of the thorough analysis of this type of bit synchronizer which
has been previously performed. 12
The significance of the second assumption lies in its effect on the bit loop integrator. As with the subcarrier loop,
we replace the accumulator by its dcgain (M), and consider the system clock time to be reduced by a factor of M. Note
that this assumption further constrains the previous one. The bit synchronization tracking error must be slowly
varying relative to the data rate divided by a factor of M.
y	 4.2.3 ANALYSIS"'
!	 The digital data-transition tracking loop maybe modeled in terms of the generalized tracking loop shown in Figure
4-5.
n X(t)
Figure 4-5. Simplified Bit Synchronization Loop Model
" Simon, M.K., "An Analysis of the Steady-State Phase Noise Performance of a Digital Data-Transition Tracking
Loop," JPL Space Programs Summary, 37-55, Vol. III, pp. 55-62.
" Simon. M.K., "Optimization of the Performance of a Digital-Data-Transition Tracking Loop," IEEE Trans. on Comm.
Technology, October 1970, pp. 686-689.
Simon, M.K., and Lindsey, W.C., "Telecommunication Systems Engineering, Prentice-Hall Inc., 1973, pp. 442-457.
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where
t =	 Input epoch
=	 Local estimate of input epoch
T =	 Bit period
x =	 Normalized bit synchronization timing error
g(x) =	 Equivalent loop nonlinearity
nx(t) =	 Equivalent timing noise process
F(p) = Loop filter (differential operator form)
K%	 = Gain of digital VCO
p	 = Heaviside operator
The stochastic differential equation which describes the loop operation is then
_ —K, F( p) [g ( ,\) + 7,( t)]	 (4-30)
Evaluation of g(x) and the expression for the two-sided noise spectral density of the equivalent noise process are
required for solution of this equation. The derivation is somewhat involved, so only salient results are shown.
The equivalent loop nonlinearity is given by
g(x) = K:AT • ( serf v/-R(1 — 2,\) — 1 (1 — 2x)) erf (^/H) — erf if (1 — 2,\)l(4-31)
where
A = signal amplitude
K: = midphase branch gain
and the two-sided noise spectral density (evaluated at zero)
S(0,,\) = K'(N)h(,,)	 (4-32)
CR 152137
where
H	 1 + 2 (1 + 12x'i[	
— B exp' (- R (1 —2x)' J + exp' [—R]
I	 1
Orr 
exp (— R) exp f —R (1 	 2,\)',
+ erf 	 1 — 2,\)!_ 14 — R (12,\' + 20x + 3)1
16
+ erf 16R	
—4-12R	 2
erf (,,/ _R) ert	
R 
(1 — 2A)
2]
	 R — 2
+ 8
	
R exp (— R) erf (^
_ 3(1— 2,\R	 exp (— R) erf [ f (1 — 2x)]
8	 jr
— 
(3 --
8 
6,\)F
-1;_
 exp [— R (1 — 2,\)'] erf [\J-R— (1 — 2x)]
_ 3 +810x	 R	 exp [— R (1 — 2x)'] erf (^) for x ; 2
and
x
erf(X) _ , f e dt	 (4-35)
vir
0
Then the probability density function may be found by solving the stationary Fokker-Planck differential equation
2 dx l (K\ K,) = S(0,x) P,(x)J + d^ IK, , K, g ( k ) P,(x)) = 0	 (4-36)
where
K, = F(p) for 1st order loop filter
i
f
^J
4-13
^.	 `•^ dam.-- ^^^^^•- -^__
a ,
(4-33)
(4-34)
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Solving (4-36) yields the following steady-state probability density function (assuming strong signal conditions):
P,W = CI • EXP — f	 K211(Y) + YR&g(y)/(K,AT) 	 dy	 (4-37)
0
K:h(y)
where C, is cho.q 2n such that
112
2 J 0	 P,(x)dx = 1	 (4-38)
and
R	 = Signal energy to noise-density ratio 	 (4-39)
^.	 =	 2W ,.T
W,	 = AK:K,K,	 (440)2
The normalized mean-squared synchronization Error (o2) is given by
o^ =
f
2 J 
112 x'P,(,\)d,\	 (4-41)
0
But for our purposes, the variance may be well approximated by
o^ 1	(4-42)12467 L1 — 216
and the linear loop bandwidth is
W,	 = KA ,,	 (443)
where
K,	 = erf	 1	 R EXP (—R)	 (4-44)
2	 7r
i
i
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4.2.4 HYBRID RECEIVER BIT SYNCHRONIZATION LOOP PERFORMANCE
The assumptions of paragraph 4.2.2 allow us to apply directly the results of paragraph 4.2.3 to the actual bit
synchronization timing loop implemented. The bit synchronization loop gain is given by
K = K,K%KPKE	(4-45)
where
K -  = 160 Samples/Transition
K, = 11000 Hz/digital unit
K,. = 8 • 2 " transition scale factor
K, = 0.952 for R = 10"
or
K = 0.372
Thus the bit synchronization loop bandwidth is simply
W, = A2K = 1.488 Hz
	
(4-46)
where. A — 8 digital units/sample
and the normalized bit synchronization jitter is given by
_ 1
where
? = 134.4	 (4-48)
W,T
and the normalized bit timing jitter at R = 10" is
1	 =
^^^	
1.32 x 10 '	 (4-49)
—	 2.10 ' • 134.4
or, the bit synchronization rms jitter is approximately 13 degrees.
4.3 Bit Error Probability Performance
The Hybrid Receiver was tested using the tracking coefficients derived in paragraphs 4.1 and 4.2 for the algorithms
illustrated in Figure 4-1. Because the carrier tracking was essentially coherent, the results approached very closely
the theoretical performance for differentially encoded coherent PSK (DEPSK). The data taken is shown in Figure 4-6.
The data pattern transmitted was a 15 bit maximal length PN code. The data as collected is shown in Table 4-1. The
S/N., for each point was calibrated using the procedure outlined in Appendix C.
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Figure 4-6	 Bit Error Probability Performance
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Table 4-1. Bit Error Rate Data, R = 100 bps
ST/N, (dB)
Total Bits
Transmitted
Bit
Errors
Probability of
Bit Error
2.5 3.74 x 10' 321 8.58 x 10"'
4.5 1.28 x 10' 323 2.52 x 10"'
6.5 3.54x10' 148 4.18x10'
7.5 8.80 x 10' 150 1.70 x 10'
8.5 2.03 x 10' 32 1.58 x 10-'
9.5 7.30 x 10' 234 3.21 x 10-5
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APPENDIX A
Z-TRANSFORM OF ACCUMULATE-AND-DUMP
The accumulate-and-dump component poses special difficulties for the z-transform analytic approach, since its
input and output clock rates are not identical. The following analytical treatment' of the "multi-rate" type of discrete
system will clearly indicate the nature of the difficulties and the need for a simplifying assumption.
Consider the arbitrary system G(s) whose output clock rate is a sub-multiple of its input clock rate,
r t
	
_ r' t	 G(s)	 cat'	 c-(t)	
-0
R(s)	 T	 R(z)	 T	 C(z)
N
Define:
p(t) = Sampling Function
d (t — k T	 (A-1)
r-(t) = r(t)p(t)	 (A-2)
C  -	 f r-(r)g(t — r)dr	 (A-3)
f r(r) b r — k T) N	 g(t — r)dr
r (k 1 9 (t — k TAmw ,	 N)	 N
then
and
I y
Kranc, George M., "Input-Output Analysis of Multi; ate Feedback Systems," IRE Trans. on Automatic Control, PGAC-
3, November. 1957 (p. 21-28).
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but
C(z)	 c(iT)z'	 (A-4)
^'	 r kN g iT—k N	 z'
1, Ik n
and, clearly, this expression will not allow us to separate out a "transfer function," H(z). such that
C(z) = H(z)R(z)	 (A-5)
This is not to imply that such systems will not yield to a suitable form of analysis other than that based upon a
transfer function concept. To show this, we will derive an expression for the output z-transform as a reasonably
simple function of the input and the system characteristic.
Decomposing the summation of a discrete function is a straightforward operation
t(kT)
	
t C(IN 
+ m)
	
(A-6)
 _	n	 1,2,...
Therefore. A-4 may be recast as
OT)	 \^	 r IjN + m) N, g [iT - N (jN + m)1	 (A-7)
and
C(z)	 r (jN + m) N	 g iT jT	 N =	 (A-8)
Let
	K = i	 j in last summation	 (A-9)
Then
C(z)
I	 )	 I	 [ '
 V	 r (T • N z	 V	 g (kT	 NT ) z '	 (A-10i
C(z ► 	 Z { R(s)exp( N-5 } Z JG(s) exp(- Ns)}
	
(A- 1 1)
The analysis above corresponds to Kranc • s "switch-decomposition" method, and clearly indicates the nature of the
dilemma A frontal assault on nose-bandwidth and loop dynamics calculations based upon (A-11) was considered
impractical. and since attempts to construct a , pseudo-transfer function" in the sense of (A-5) met with inadequate
success. the search for simplifying assumptions to facilitate the treatment of the accurn Oats-and-dump was
initiated
A-2
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APPENDIX B
DERIVATION OF COMPONENT Z-TRANSFORMS
8.1 N-SAMPLE ACCUMULATE-AND-DUMP
This component may be implemented as an N-sample running accumulator which is simply sampled on every Nth
clock. The z-transform for the N-sample running accumulatc, is easily determined:
n
x( 1 )	 2	 y(n)
i-A 1
"W36
Observe that
y(n)	 x(j)	 (B-1)
x(n - i)
Then
Y(z)
	
Z jy(n)j	 V	 x(n	 it z "	 (B-2)
x(n - Oz
V z X(z)
x(z)	 z\	 -
z 	 1
H \(z)	
Y(z)	
_ ?^.: ^.	 (B-3)
X(z)	 z\ (z	 1)
r -
B-1
xq) Y(z)
47636
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The associated do gain can be found by taking the limit as z approa.hes unity
G,„ = LIM
	
z1 — 1	 L'Hospital ---N	 = N	 (B-4)
z-1
	 z`—z„ 	, N—(N-1)
B.2 NUMERICALLY CONTROLLED OSCILLATOR
The NCO establishes the desired phase relationship with the input sinusoid by incrementing/decrementing a phase
control register by the scaled output of the digital loop filter. This operation is modelled below:
d(n)	 Ko I
	
+	 S(n)
z
Z-1
447637
The sampling phase is governed by the following e;:iation
pan) =I- ► n — 1)+Kmd(n-1)	 (B-5)
Or, ;n a z-transform notation
	
0(z) =z 'O(z) + z'KoD(z)	 (B-6)
And the equivalent transferfunction may be written as
AI	 (-)W	 K¢	 (B-7)
D(z)	 z — 1
B.3 LOOP FILTER
The subcarrier tracking loop filter consists of the discrete-sample analog of a parallel combination of an ideal
integrator and a direct (scaled) connection. The filter may be represented as
B-2
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Then
F(z) = E + E. Z _\
I	 (Z-1) (B-8)
B-3
Hq(t)
w= wo-wr-2Yrdt
O Bo - Or
LPF	 ag(w) + -^^
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APPENDIX C
HILBERT ACQUISITION AID ANALYSIS
In this appendix a noiseless analysis of the HAA is presented. Its purpose is to illustrate the effect on the control
signal of do offsets, quadrature phase errors, and quadrature amplitude imbalances. The functional block diagram of
the HAA is shown in Figure C-1. Two cases will be analyzed — one without limiters and one with limiters. The input
signal is
s(t) _	 m(t)cos(w,.t + e„)	 (C-1)
where m(t) = ±1 and represents binary data. Thus, s(t) is a Binary Phase -Shift Keyed (BPSK) signal with a suppressed
carrier at w.; and a uniformly distributed phase oo. This signal is multiplied by a quadrature reference frequency at wr
and resolved into in-phase and quadrature components,
I(t) = .A,m(t) cos(wt + 0	 (C-2)
Q(t) = AU m(t) sin(wt + o — p) 	 (C-3)
where
and m=8:, -8.
S(t) =
32 
m(t) cos (wo t + go )
Zi(t) = D i + Aim(t)cos[ wt + 4S + a i(w)]
Di
LPF	 ai(w) + ^-	 Hi(t)
1(t) = Aim(t)cos(wt +j )
—cos(wrt+ Or)	 SGN	 +VIf
4 PI O(t) = Agm(t)sin((jt + ¢ -(3)
	 r--4 SGN
Zq(t) = Dq + Agm(t)sin[wt + 0 + aq((J) - ,6
"M1]
Figure C-1. Hilbert Acquisition Aid
C-1
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It is assumed that the double frequency terms out of the multipliers are completely rejected and that an amplitude
imbaiance exists with A, and Ay representing the resulting amplitudes. Also a quadrature phase error (p) is included
in the analysis to permit an examination of its effects on the overall acquisition characteristic. These signals [I(t) and
Q(t)] are then phase-shifted by a, ((u) and a,(w), respectively. The resultant signals plus do offsets D, and Dy are
1(t) = 0 + A,m(t) Cos[wt + 0 + a,(w)]	 (C-4)
Z,;(t) = DU + A„m(t) sin[wt + 0 + a„(w) — p]	 (C-5)
At this point the two analyses must diverge. The two cases considered in the following paragraphs are the true cross
multiplication and the limiters designated by the SGN(•) function where,
	
1	 X:>0
SGN(X) =
	
+1	 X <0
CA HAA WITH CROSS-MULTIPLICATION
For this case, where the circuit is uncomplicated by the introduction of limiters, the analysis is straightforward.
The output of the multipliers is,
H,(t) = H,(t) = Z;(t)Zy(t)
— D: + A,n it) cos[wt + h + a,(w)] x ID, + A ym(t) sin[,Lt + m + ay(w) — p]} 	 (C-6)
The summed characteristic is thus,
H(t) = 2 ; D,D, ; + D,A„m(t) sin[e + ay(w) — p] + D,A,m(t) cos[e + a,(w)] + A,A, cos[e + a,(w)] sin[e + a,(w) — 8]1
(C-7)
where
0 =wt +(h.
Since the output of the summer is to be filtered by a narrowband lowpass, in effect a time average is taken. Thus, of
more interest is the expectation of H(t) which would provide the do forcing function for the frequency acquisition
loop. This expectation is
<H(t)> = 2D D_ + 2A A. <cos[e + a,(w)] sine + a (w) — p]>	 (C-8)
<H(t)> = 2D D,, + 2AA,; 2Tr	 J 	 Cos[e — a,(w)] sin[P + aJw) — p]de
= 2D D^ + A,A, 0.5e sin[a,,(w) — p — a,(w)] — 0.25 Cos[20 + a,(w) — p]
	
2D D . — AA, sin(v + p)	 (C-9)
where.
;r
0 = a ((”) - n„(w)	 (C-10)
C-2
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From (C-9) it can be seen that regardless of the data modulation [m (t)], reference phase (8,), or reference chopping,
the do offsets can have a significant effect. However, with periodic reference phase inversions or adequate data
transition density, capacitive coupling is possible which will permit the offsets to be reduced to negligible levels. The
quadrature phase error (p) can also be significant; however, with the proper attention p can be reduced to
insignificant levels as well.
C.2 HAA WITH CROSS-CHANNEL LIMITERS
This case, with cro3s-channel limiters, has more practical significance than the previous case since the actual
implementation will employ digitized values for Z,(t) and Zq(t). By using limiters a digital multiplier is not required and
a large savings in power consumption is realized. However, the analysis is somewhat more complicated. For this
case, the outputs of the multipliers become,
H,(t) = 10, + A,m(t) cos[wt + o + 	 SGN Dq + Agm(t)sin[wt + 0 + aq((U) 	 (C-11)
H,(t) = I D,, +Aym (t) sin[wt + 6 + ay(w) — p]} (^ D; + AM (t) coS[cut + + ai (m) ) SGN	 (C-12)
And taking the expectation of H,(t) and H,(t),
<H,(t)> = <D,SGN[D, + A sm(t)s`,n(e4 — p)]>
+ <A,m(t) cose,SGN[D, + A,m(t) sin (eq — p)p
= E, + E,_
	
(C-13)
and
<H,(t)> = <D,SGN[D, + A,m(t) cose,j>
+ <Aym(t) sin(o, — p)SGN[D, + A,m(t) cose,j>
= E,,, + E,_	 (C-14)
where
O1 = wt ± cb + a,(w) and 8„ = wt + o + a„(w) 	 (C-15)
Each of the terms E„ E._: Ey,, and E 4 : must be evaluated individually. Therefore, proceeding in order
E = <D,SGN[D, + A,m(t) sin(9 y — pj>	 (C-16)
a	 f , (	 (C-17)
27	 J SGN D„ A ym(t) sin(ey + p)jdey
fi ^y	 2n+my
(2p — 1) 21 K+ 0)	 —(2p — 1) D (eN — pl
l
C-3
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where
my = sin ' (R),u 	 p = Prob [m(t) = 1] and I Dy I < I A, I
Then
	
- 2D 'o"	 (2p - 1)	 1 Dy I < ( Ay
E ,, _
	
ir	 (C-18)
D SGN(D,,)	 I D, I	 I A41
Now solving for E,, in similar fashion,
E,_ = <A,m(t) cose,SGN[D,, + A„m(t) sin(©y -- a]> 	 (C-19)
--^„	 2 rr+o,,
=	 A,cos(oy + o + g)dey -	 J	 A,cos(rjy + q, + Q)dey
	
2T f	
^
(b,;	 m-0,
where
V/ = u, - e... = (Y (w) -- aj(u) and I D ,, i < IA, I
7r- e„+,i+t3	 2-+(b,,+o+o
E , = A— f
d
cosydy -	 cos ydy	 (C-20)
  Q
for s= a„ +o 13
a
This results in
-	
2A cosm,;sin(t^ + R)	 1 D P I < I A „I
E	 (C-21)
a
	
0	 1 DUI > I AUI
Similarly for E.
E. _ `D SGN [D + A m(t) cos e] >	 (C-22)
2-
D”	 SGN [D + Am(t) cos B] de,	 (C-23)
2-
I
-J2-(3	 3-12+^.
DA (2p	 1) 	 I	 (2p _ 1) o	 f
m - -l2
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(	 where
0 = sin ' (D /A) and IDS I < IA.
i
Then
I	 20„
- — (2p -- 1) m.
	 ID. I< IA7r	 (C-24)
D„ SGN (D)	 ID, I> I& I
Continuing for E,,,
E,;, = <A„m(t) sin (84 /3) SGN [o + A,m(t) cos 8.] >	 (C-25)
7r/2—o,	 37r/2+o,
= A” f
2^	
sin (8, — o — 6) de, — f	 sin (e, — ip	 de,
7r12+0,	 02—o,
where
ID j< IN
Then
7T12—o,—,,—i3	 37r/2+o,—.G--Q
E,,, = A"	 f	 sinydy —	 f sinydy	
(C-26)
2-,r
—X12+^,—,u—p	 --/3
After considerable trigonometric manipulation this results in
— 2A, cos m, sin (o + 6) 	 ID, I< IA. I
Tr
E . _	 (C-27)
0	 ID I>— IA,I
Finally, combining terms, the HAA control voltage becomes,
<H(t)> _ — 2D. d,, (2P _ 1) _ 2Dy o, (2P — 1) — `A' cos d, 4 sin (vt + Q) — LA" cos (b, sin (o + 0) (C-28)
n	 7r	 n	 7r
when ID, j< IA
D - 1<IAJ
ID I;^Jk I
<H(t) > = D„SGN (D) + D SGN (D j when	 yy
ID41^1AQ1
When the do offsets are negligible, the control voltage becomes,
<H(t)>=— 2 (A, + A) sin (v, + 13) 	 (C-30)
R
	
C-5
(C-29)
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These results are essentially the same as those for the crossmultiplication case analyzed in paragraph C.1 except
that now transition probabilities begin to play a role. The do offsets and quadrature imbalances must still be
controlled.
Actual expected degradations are determined in paragraph C.3 and indicate that the effect on the acquisition
characteristic is negligible.
C.3 HAA ERROR ANALYSIS
The only significant error contributions to the HAA output characteristic are do offsets and quadrature error.
Assuming an adequate transition density, or periodic software-controlled phase inversions, ac coupling is
permissable. This reduces the do offset consideration to two components, the ADC and the sample-and-hold (S/H)
amplifier. The ADC design under consideration would have a worst case offset of ±11/2 LSB. This results in an offset of
±20 mV for an 8-bit ADC with ±5 volt saturation levels. The overall channel offset is adjusted with a worst case
settability of ±5 mV through the ADC, leaving only the S/H amplifier drift components. The magnitude of this
component is typically 20 µV/°C. Thus, the offset voltage over the full temperature range —55°C to +125°C is
V.1. _ ±V,1,( ± V.,, ± V I )	 (C-31)
where V\,,( is the ADC offset voltage, V,,, is the offset settability and V„ is the worst case drift offset. Thus from the
above:
V,..=±20 mV±5mV + 2 mV
-- 1.6 mV
or, the worst case do offset is 27 mV.
For the quadrature error, the 90-degree hybrid and differential circuit path lengths at the IF frequency are the major
error contributors. For the 90-degree hybrid, the quadrature error can be held to ±1 degree absolute at the IF
frequency with an additional error of ±05 degree due to the -100 kHz uncertainty about an IF frequency of 20 MHz.
The differential path lengths can be held to ±0.1 inch nor an error of ±0.0125 nanosecond, or 0.1 degree. If the
differential path lengths are used to adjust the total abso l ute error through the hybrid as well, then the total absolute
error is reduced to ±0.1 and _-05 degree due to the frequency offset. Thus, the total quadratu re phase error can be
held under one degree.
To evaluate the effects of these errors the signal level must be determined. For a peak signal amplitude, A, white
noise power spectral density (U) and input noise bandwidth B„ the ADC saturation probability can be derived as
follows:
The desired probability of saturation is for an instantaneous signal plus noise sample (X) exceeding the ADC
saturation voltage (V.) or
P r o b ( I X I -> V.) = 1 - P r o b (--V. ; X <, V.) = P.
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The desired probability of saturation is for an instantaneous signal plus noise sample (X) exceeding the ADC
saturation voltage (V,) or
ProbII X (>V,l=1 —ProbIA<X,<Vj=P,
V,
P, < 1 — 1	 f	 exp [—(X — A) = /20 j dx
a^iln
/^	
—V,
<11 — F a A)+ P(—V o Al	 Al	 (C-32)
where'	 \	 J	 \	 I
x
P(X) _ 1^ f exp [—t 2 /2] dt	 (C-33)
--x
x
ON = 1	 exp [—t-/2] dt	 (C-34)
x
then.
. A
---
 > 0 ' (K)
0
and.
with Q = 2 Nvolts where P = S
P	 Bn
A < V, — 0 (P,)	 (C-35)
1+
v2P
Now, for V, = 5 volts, P, = 0.1, B^ = 10 ` Hz, and S/N,, = 24.5 dB Hz
A < 5 — 1.28155 = 0.26 volt	 (C-36)1 + 13.32
Thus, the maximum signal level at the design S/N,. should be 260 mV, and the ratio of worst case do offset to peak
signal level is approximately 01. This signal level is adequate, as determined by past experience, to prevent
significant losses due to ADC quantization for an 8-bit ADC with V, = 5 volts.
'Abramowitz and Stegun, "Handbook of Mathematical Functions," U.S. Department r, Commerce, National Bureau
of Standards Applied Mathematics Series, 1966, p. 931.
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In the following plots this ratio of DC offset to peak signal level and the quadrature error of one degree is shown.
Because the results in paragraphs CA and C. 2 were similar; only the results of paragraph C.2 are presented here since
these results apply directly to the preferred implementation. First in Figure C-2, the phase shifts a,(w), «,(w), and -(w)
are plotted for the actual hardware implementation. As sr )wn ##(w) approximates the Hilbert transform with an equi-
ripple phase differential between frequencies F, = 1000 Hz and F: = 50 kHz.
In Figure C-3 the control signal < H(t) > is plotted with no degradations. In Figure C-4 the control signal with the
combined worst case degradations is shown. A worst case for the probability of a one being transmitted, P, is
assumed as P = 0.6. As seen in Figure C-4, the zero crossing offset of the control voltage characteristic occurs at 6 Hz.
Ti„s error is not significant for the initial acquisition phase during which the HAA will be active.
A second case where F =100 Hz and F:= 50 kHz is illustrated with a similar set of plots in Figures C-5 through C-7.
This case has a much improved acquisition characteristic about w = 0 at the expense of a larger but insignificant
amount of ripple for frequencies between F, and F:. For cases where the frequency uncertainty is less than 50 kHz this
characteristic should provide superior performance. As seen in Figure C-7, for the same set of worst-case
degradations, the effect on the zero crossing offset is much reduced, with the zero crossing occurring within one
Hertz of zero frequency.
Figure C-2. HAA Phase Angle Versus Frequency
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APPENDIX D
NASA STANDARD CDU MICROPROCESSOR: ARCHITECTURE,
ASSEMBLER, SIMULATOR
TNs appendix describes the NASA Standard CDU Microprocessor, a microprocessor designed specifically for the
impiementation of the command d Iect,on algorithms. It also describes the CDU Assembler, a program written to
make possible the programming of the COU Microprocessor. The CDU Assembler is a FORTRAN program running on
the Engineering Computer Pt Motorola GEC.
0.1 ARCHITECTURE
D.1.1 Overview
• Maximum clock rate: 1.2 MHz at V,,;, = +12 volts
• ROM: 1024 16-bit words
• RAM: 64 16-bit words
• Two 16-Lit ALUs, each wi!h twu 16-bit arithmetic registers, one 5-bit shift count register, and 16 operations
• Eight program flags, three input flags, four condition code flags
•	 One 5-bit offset register
• Seven 110 devices
• Three instruction types:
Moves - 35
Branches -32
ALU Instructions - 13
D.1.2 Detailed Description
D.1.2.1 ROM
The ROM is used for program and read-only data storage. Its maximum extent is 1024 words, addressable as 0, ...,
1023 Words are 16-bits long.
D 1.2.2 RAM
The RAM is used for data storage. Its maximum extent is 64 words, addressable as 0, 	 63. The present
implementation contains 32 words. addressable as 0. ... 31.
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0.1.2.3	 ALUs
The two ALUs, ALU1 and ALU2, perform 16-bit two 's-complement arithmetic using the values in their two 16-bit
arithmetic registers [(Al, B1) and (A2, B2)) and their one 5-bit shift count register (SCR1 and SCR2). Of the 16 possible
operations, 13 are used:
COMMAND FLAGS AFFECTED
CODE MEANING (ALU1 oniv)
0000 No-op None
0001 B^ = k + B^ N, Z, V, C
0010 B^ = B, -+ i N, Z, V, C
0011 Undefined None
0100 (B, k): _ (B,, A.) ASR' SCR, N, Z
0101 -k = q , ASR' SCR, Z
0110 B. _ 8n N, V, C
0111 B. = k —B,, N, Z, V, C
1000 Bn = ► Bn I N, V, C
1001 Undefined None
1010 Load SCR, None
Undefined None
11JC Store B. None
1101 Store A. None
1110 Load A, None
1111 Load B, N,Z
Arithmetic shift right: Must have 1 < SCR ,31.
D.1.2.4	 FLAGS
Flags pi ovide single - bit data storage. The eight program flags P0, ..., P7 may be set to 0 or 1 by the program. The
three input flags 11, 12.13 are set to 0 or 1 under external control. The four condition code flags N, Z, V, C are set to 0 or 1
based on the value in 81 as follows:
FLAG MEANING IF 0 MEANING IF 1
N B1 ? 0 B1 < 0
Z B1 ^ 0 B1 = 0
V 81 did not overflow B1 overflowed
C No carry out of B1 Carry out of 131
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All 15 flags may be tested by the program in conditional branches. In addition, the input flags and the condition
code flags may be read by move instructions.
D.1.2.5 OFFSET REGISTER
The offset register, OR, is a 5-bit register capable of receiving a number between 0 and 31 inclusive. Its contents are
used by the relative branch instruction.
D.1.2.6 DEVICES
A maximum of seven devices DEV1, ..., DEV7 are availablE for 1/0.
• DEV1, Command Input
Microprocessor Input Format
	
15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
B	 B	 B	 B	 B	 B B B B A A A A A A A
Bits 0 through 7 represent the code corresponding to the command input and bits 8 through 15 are the replicated MSB
of the command input.
DEV2, Data and Clock Output
Microprocessor Output Format
(1) 15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 1	 0
Midbit.
(2) 15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0 D
D=O-.  end of bit, data =1.
D=1: end of bit, data =-1.
(3) 15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 1 L,	 L.
L, =0: no lock 1.
L, =1:	 lock 1.
L , =0: no lock 2.
L: =1: lock 2.
• DEV3, Telemetry
Microprocessor Output Format
	
15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
T	 T	 T	 T	 T	 T T T T T T T T T T T
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T is the telemetry output word.
•	 DEV4, Automatic Gain Control
Microprocessor Output Format
15	 14	 13 12 11 10 9 8 7 6 5 4	 3	 2	 1	 0
0	 0	 0 0 0 0 A A A A A A	 A	 A	 A	 A
A is the AGC control word.
D.1.2.7	 INSTRUCTION TYPES
The three instruction types are ALU commands, moves, and branches. Their formats are summarized in this table:
15	 14	 13	 12	 11	 10 9 8 7	 6 5 4 3 2	 1 0
0	 0	 0	 0	 0	 0 L L L	 L L L L L	 L L Unconditional branch.
0	 0	 0	 0	 1	 0 0 0 0	 0 0 0 0 0	 0 0 Relative branch.
B	 B	 B	 B	 B	 M L L L	 L L L L L	 L L Conditional branch.
1	 1	 1	 0	 0	 1 0 0 0	 1 1 A X X	 X X ALU command.
1	 1	 D	 D	 D	 9 D D D	 S S S S S	 S S Move.
•	 ALU Commands
15	 14	 13 12 11 10 9 8 7 6 5 4	 3	 2	 1	 0
1	 1	 1 0 0 1 0 0 0 1 1 A	 X	 X	 X	 X
Execution of this instruction causes ALU A + 1 to perform the operation with command code X (paragraph D.1.2.3).
X refers to one of the eight arithmetic operations: no-op, add, increment, double arithmetic shift right, single
arithmetic shift right, negate, subtract, and absolute value.
• Moves
	
15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
1	 1	 D	 D	 D	 D D D D S S S S S S S
Execution of this instruction causes the value at location S (the "source" location) to be moved to location D (the
destination" location).
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The allowable formats for the source and destination fields are:
D D D D D D D
	 S S S S S S S MEANING
0 9
,
R R R R R
	
0 R R R R R R RAM address R
1	 0 0 0 P P P Program flag P (0-7 for PO-P7, respectively)
j 1 0 0 1	 F F F Input or condition code flag F (1-3 for 11-13,
4,5,0,7 for N,Z,V,C, respectively)
1 0 1 X X X X Constant X
1	 1	 0 0 0 0 0 Following word in ROM
(moved next instruction cycle)
1	 1 0 0 D D D	 1 1 0 0 D D D Device D (1-7 for DEV1-DEV7, respectively)
1	 1 1 0 0 0 0 Offset register
1	 1 A Z Z Z Z	 1 1 A Y Y Y Y ALU A+ 1 register denoted by Y and Z
Where Y and Z have the following meanings:
Z Z Z Z	 Register	 Y Y Y Y Register
1110 A	 1101 A
1111 B	 1100 B
1	 0 1 0	 SCR
Remarks:
(1) Note from paragraph D.1.2.3 that when the destination D is 1101111, the N and Z condition code flags may
be affected.
(2) These types of moves are not allowed:
(i)	 RAM to RAM,
(ii)	 device to device,
(iii)	 ALU 1 register to ALU 1 register, and
(iv)	 ALU 2 register to ALU 2 register.
(3) Inputs from and outputs to a device are accomplished by specifying the device as the source or the
destination, respectively. For example, data transfer from RAM location 3 to Device 2 is accomplished by
executing the instruction.
1	 1	 1	 1	 0	 0	 0	 1 0	 0	 0	 0	 0	 0	 1	 1
i^
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• Branches
The various types of branch instructions are described below:
Conditional Absolute
	15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 2	 1	 0
	
B	 B	 B	 B	 B	 M L L L L L L L L L L
Execution of this instruction causes a branch to program word L in the ROM if the indicated flag has the value M.
The flag is indicated as follows:
	
B B B B B	 Flaq	 B B B B B	 Flag
	
0 1 0 0 0	 PO	 0 1 1 0 0	 11
	
1 00 00
	
P1	 101 00	 12
	
01001	 P2	 01101	 13
	
1 0001	 P3	 101 01	 N
	
01010	 P4	 01110	 Z
	
10010	 P5	 10110	 V
	
01011	 P6	 01111	 C
	
10011	 P7
An extra instruction time for flag settling must be allowed between instructions that set flags and conditional
branches that access those flags.
Unconditional Absolute
	15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
0	 0	 0	 0	 0	 0	 L	 L	 L	 L	 L	 L	 L	 L	 L	 L
Execution of this instruction causes a branch to program word L in the ROM.
Unconditional Relative
	15	 14	 13	 12	 11	 10	 9	 8	 7	 6	 5	 4	 3	 2	 1	 0
	
0	 0	 0	 0	 1	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0	 0
Execution of this instruction causes a branch to the program word in the ROM whose address is the sum of the
address of the instruction following this one and the contents of the offset register.
An extra instruction time for offset register settling must be allowed between instructions that load the offset
register and relative branches.
0.2 ASSEMBLER
0.2.1 Operation
This section defines an assembly language used to write programs for the NASA Standard CDU Microprocessor.
The assembler accepts a card deck or a source file from the disc containing a mice eprocessor program written in that
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language and produces: a listing showing in hexadecimal the numbers that would constitute the memory contents if
the program were loaded; a paper or magnetic tape which may be used to load the breadboard memory; a card deck
which may be used to load the flight ROM. Output of the paper tape, magnetic tape or card deck may be suppressed if
desired.a
The 4ssembler is run by submitting the following cards:
!JOB ...
!ASSIGN F:104, (DEVICE, NO), (OUT) (only if paper tape not desired)
3
	 !ASSIGN F:106, (DEVICE, NO). JUT) (only if card deck not desired)
!RUN (LMN, HASM)
i
	 !DATA
... (program) ...
The program is keypunched one statement per card. Any statement other than an assembler directive statement
(paragraph D.2.2.4) may begin with a label identifying that statement as a possible branch target. Labels, if present,
must begin in column 1. They are the only alphanumeric strings which may begin in column 1. Except for this
condition, a statement may be positioned anywhere on the card, with at least one space between any two adjacent
alphanumeric strings.
Labels. RAM locations, and user-defined constants are strings consisting of from 1 to S alphanumeric characters,
the first of which must be a letter. Numbers consist of an optional sign followed by decimal or hex digits, with the
number assumed hex if its first di g it is 0 and decimal otherwise.
Any card with an asterisk in column 1 is treated as a comment, as is any text following the statement on a card.
Each statement has one of four forms: no-operand, single-operand, assignment, and assembler directive.
0.2.2 Statement Forms
D.2.2.1 NO-OPERAND STATEMENTS
No-operand statements define ALU commands and the relative branch. They consist of a single mnemonic which is
one of the following:
Mnemonic	 Meaning	 Mnemonic	 Meaning
INC1	 ALL' 1 increment 	 INC2	 ALU 2 increment
ABS1	 ALU 1 absolute value 	 ABS2	 ALU 2 absolute value
NEG1	 ALU 1 negate	 NEG2	 ALU 2 negate
SR1	 ALU 1 shift right	 SR2	 ALU 2 shift right
DSR1	 ALU 1 double shift right	 DSR2	 ALU 2 double shift right
ADD1	 ALU 1 add	 ADD2	 ALU 2 add
SUB1	 ALU 1 subtract	 SUB2	 ALU 2 subtract
NOP	 no operation	 BR	 relative branch
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0.2.2.2 SINGLE-OPERAND STA fEMENTS
Single-operand statements define all other branches. They consist of one of thefollowing mnemonics followed by
a label identifying the statement at which execution is to continue:
Mnemonic Branch Condition Mnemonic Branch Condition
B Unconditional BP3 Program flag 3 set
BN Negative BNP3 Program flag 3 clear
BNN Not negative BP4 Program flag 4 set
BZ Zero BNP4 Program flag 4 clear
BNZ Not zero BP5 Program flag 5 set
BV Overflow BNP5 Program flag 5 clear
BNV No overfljw 91% Program flag 6 set
BC Carry BNP6 Program flag 6 clear
BNC No carry BP7 Program flag 7 set
BPO Program flag 0 set BNP7 Program flag 7 clear
BNPO Program flag 0 clear BI1 Input flag 1 set
BP1 Program flag 1 set BN11 Input flag 1 clear
BNP1 Program flag 1 clear BI2 Input flag 2 set
BP2 Program flag 2 set BN12 Input flag 2 clear
BNP2 Program flag 2 clear B13 Input flag 3 set
BN13 Input flag 3 clear
D.2.2.3 ASSIGNMENT STATEMENTS
Assignment statements define moves. They consist of a destination operand and a source operand separated by
the symbol "=" (becomes), where the operand on the left of the "=" symbol is the destination. An operand can be any
of the following:
1. A RAM location, signified by an otherwise-undefined alphanumeric string.
2. A number.
3. A user-defined constant or user-defined name (paragraph D.2.2.4).
4. Any of the following mnemonics, which identify computer registers, flags, and peripherals:
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Mnemonic Meaning Mnemonic Meaning
PO Program flag 0 OR Offset register
P1 Program flag 1 DEV1 Device 1
P2 Program flag 2 DEV2 Device 2
P3 Program flag 3 DEV3 Device 3
P4 Program flag 4 DEV4 Device 4
P5 Program flag 5 DEV5 Device 5
P6 Program flag 6 DEV6 Device 6
P7 Program flag 7 DEW Device 7
11 Input flag 1 Al ALU 1 A register
12 Input flag 2 81 ALU 1 B register
13 Input flag 3 SCR1 ALU 1 shift count register
N Negative flag
Z Zero flag A2 ALU 2 A register
V Overflow flag B2 ALU 2 B register
C Carry flag SCR2 ALU 2 shift count register
D.2.2.4 ASSEMBLER DIRECTIVE STATEMENTS
Assembler directive statements are END, PAGE, and equates:
• END
The END statement consists of the single mnemonic END. It signifies the end of the program to the assembler. It
is optional.
• PAGE
The PAGE statement consists of the mnemonic PAGE optionally followed by a nonblank character string. It
causes the assembler to start a new page at this point in the assembly listing. If a nonblank character string
follows PAGE, it becomes the new page heading.
• Equates
Equates consist of two operands se; hated by the sumbol "::" (equals). The leftmost operand must be a
previously-undefined alphanumeric character string. The rightmost operand may be any describe 46
paragraph D.2.2.3. An equate defines the leftmost operand to the assembler with the value given by the
rightmost symbol. For example, the statements
K0::0
ADC :: DEV1
define the user-defined constant KO to be equivalent to the number 0 and the user-defined name ADC to refer to
device 1.
s
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0.2.3 Output
0.2.3.1 ERROR MESSAGES
FIRST SYMBOL ILLEGAL.
• Before listing
The first symbol on the following card (after the label, if one is present) is neither a mnemonic defined in D.2.2,
an alphanumeric string referring to a RAM location, a previously-undefined alphanumeric string, nor a user-
defined name.
•	 During listing
Either
The first symbol on the following card (after the label, if one is present) is neither a mnemonic defined in
paragraph D.2.2, an alphanumeric string referring to a RAM location, a user-defined constant, nor a used-
defined name.
or
The first symbol on the following card (after the label, if one is present) is a user-defined constant but the
second symbol is not " ::".
SECONO SYMBOL ILLEGAL.
•	 Before listing
Either
The first symbol on the following card (after the label, if one is present) is either a mnemonic defined in
paragraph D.2.2.3, an alphanumberic string referring to a RAM location, or a user-defined name, but the
second symbol is not "=".
or
The first symbol on the following card (after the label, if one is present) is a previously-undefinea
alphanumeric string, but the second symbol is neither " ::" nor "=".
+	 During listing
The first symbol on the following card (after the label, if one is present) is either a mnemonic defined in
paragraph D.2.2.3, an alphanumeric string referring to a RAM location, or a user-defined name, but the second
symbol is neither "::" nor "=".
THi9O SYMBOL ILLEGAL IN EQUATE.
The first symbol on the following card (after the label, if one is present) is a previously-undefined alphanumeric
string and the second symbol is "::", but the third symbol is not an operand described in paragraph D.2.2.3.
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THIRD SYMBOL ILLEGAL IN MOVE.
• Before listing:
The first symbol on the following card (after the label, it one is present) is either a mnemonic defined in
paragraph D.2.2.3, an alphanumeric string referring to a RAM location, a user-defined name, or a previously-
undefined alphanumeric string, and the second symbol is "=", but the third symbol is neither an operand
described in paragraph 0.2.2.3 nor a previously-undefined alphanumeric string.
•	 During listing:
The first symbol on the following card (after the label, if one is present) is either a mnemonic defined in
paragraph D.2.2.3, an alphanumeric string referring to a RAM location, or a user-defined name, and the second
symbol is "=", but the third symbol is not an operand described in paragraph 0.2.2.3.
RAM OVERFLOW.
The microprocessor program needs more than 64 words or RAM.
ID TABLE OVERFLOW.
The microprocessor program uses more than 250 identifiers.
LABEL ALREADY DEFINED.
The symbol used as a label on the following card has been defined previously.
COLON MISUSED.
The following card contains a colon not immediately followed by another colon.
UNDEFINED LABEL.
The following card contains a single-operand statement (paragraph D.2.2.2). The symbol following the branch
mnemonic is not a label.
t
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APPENDIX E
SNR CALIBRATION OF THE HYBRID RECEIVER
In order to make the Hybrid Receiver acquisition and bit error rate tests meaningful it is necessary to determine the
signal-to-noise ratio at which the tests were performed. The SNR measurements are taken using the configuration
shown in Figure E-1. The calibrator filter shown is a two-pole, low-pass filter with a do gain of 100 and an empirically
determined single-sided noise bandwidth of 8585 Hz. The measurements are performed as follows. With the data
turned off, the NCO frequency is offset by 1 kHz and the calibrator filter is connected to the I-channel output of the RF
section. A measurement of the signal plus noise power in a 6 Hz bandwidth is taken using an HP302A Frequency
Se lective Voltmeter tuned to 1 kHz. A measurement is then made of the total signal plus noise power at the output of
4	 the filter using an HP3400A True RMS Voltmeter. The signal -to-noise ratio can then be calculated using the equations
below:
V^ — V m'	 (E-1)
N„ = B^ — B.
S = V.- — K,Bm	 (E-2)
ST 	 S 1	 (E-3)
where
V„ = Total signal + noise (measured using HP3400A)
V,., = Signal + noise in 6 Hz bandwidth (measured using HP302A)
B^ = Calibrator filter noise bandwidth (8585 Hz)
B,, = Bandwidth of HP302A (6 Hz)
N. = Noise spectral density
S = Signal power
R = Data rate
Measurements are taken for two settings of the variable attenuator and then the process is repeated with the
calibrator filter connected to the 0-channel output. The results are compared to verify that the measurements taken
are accurate.
I	 E-1 i
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Figure E-1. SINo Calibration Arrangement
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APPENDIX F
HYBRID RECEIVER PARTS LIST AND QUALIFICATION LEVEL
The preliminary parts list and qualification level of parts used ir+ the Hybrid Receiver Digital Subsystem is given in
Table F-1. All of the custom LSI circuits built by Motorola will be zcreened to the MIL-883 Class A- level. This means
the custom devices will be built and screened to the MIL-883 Class A level with certain of the Class A tests omitted.
Where possible parts that are qualified to MIL-M38510 will be used in the Hybrid Receiver. Purchased parts that are
not available as MIL-M38510 will be screened to a vendor Hi-Rel MIL-883 Class B level or better. A summary of the
parts used in the RF section of the Hybrid Receiver is given in Table F-2.
Table F-1. Parts List - Digital Subsystem
Quantity Part Number Description
Procurement
Level
1 — Program Sequencer' MIL-683, Class A
1 — Instruction Decoder' MIL-883, Class A
1 — Data Bus Interface' MIL-883, Class A
4 — ALU' MIL-883, Class A
1 — Data Router' MIL -883, Class A
1 — Dedicated Accumulator' MIL-883, Class A
1 — Numerically Controlled Oscillator' MIL-883, Class A
1 — Analog-to-Digital Converter' MIL-883, Class A
3 CDP18340 1024 x 8 ROM MIL-883, Class B
2 COP1823SD 128 x 8 MIL-883, Class B
1 DM75S28 1024 x 8 ROM MIL-883, Class B
4 SN54LSO4 Hex Inverter 38510, Class B
2 SN54LS163 Binary Counter MIL-883, Class B
1 SN54LS273 8-Bit Latch MIL-883, Class B
1 SN54LS90 Counter MIL -883, Class B
5 SN5417 Hex Buffer 38510, Class B
10 CD4049 Hex Inverter MIL -883. Class B
5 CD4050 Hex Buffer MIL-883, Class B
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Table F-1. Parts List - Digital Subsystem (Cont;
Quantity Part Number Description
Procurement—^
^	 Level
8 54C906 Hex Buffer MIL-883, Class B
1 AM686 ft!, Speed Comparator MIL-883, Class B
8 HA2730 Dual Op-Amp MIL-883, Class B
4 HA2520 High Performance Op-Amp MIL-883, Class B
I2 HA245 Line Transmitter MIL-883, Class B
2 OG191 Analog Switch MIL-W, Class B
1 DAC 08A
(	
8-Bit D/A Converter MIL-883, Class B
1 DAC -331 - 10 10 -Bit D/A Converter MIL -883, Class 6
4 889-1OK 10K	 Resistor Network IRS/ER
8 2N5841 NPN Transistor IRS/TXV
4 2N4260 PNP Transistor IRS/TXV
16 1N5711 Diode IRS/TXV
4 1N4099 Zener Diode, 6.8V JTXV
1 1N752A Zener Diode, 5.6V JTXV
30 RCR Resistor. Carbon Comp MIL ER
45 I	 HNC Resistor, Metal Film MIL ER
45 M39014/01 Capacitor, Ceramic MIL ER
15 CMR I	 Capacitor, Mica MIL ER
Motorola Custorn
LLSl Circuit
Table F-2. Parts List - RF Section
Ouantity Part Number Description
Procurement
Level
119 CKR Capacitor. Ceramic MIL ER
5 '	 CSR Capacitor. Tant MIL ER
8 CLR Capacitor. Tant Foil MIL ER
132 CDR Capacitor, Cer Chip MIL ER	 I
2 CWR Capacitor, Tant Chip MIL ER
t3
—
Variable Capacitor l	 —
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Table F-2. Parts List - IF Section (Cont)
n
Procurement
Quantity Part Number Descriptioii Level
134 RCR Resistor, Carbon Comp MIL ER
85 INC Resistor, Metal Film MIL ER
56 WA4XXXJ Resistor, Chip —
22 RTH Termistor —
4 — Resistor Network —
2 1N751A Diode JTXV
1 1NB29 Diode JTXV
2 1N4148 Diode JTXV
2 1N5148 Diode JTXV
2 1N5140 Diode JTXV
4 1N5711 Ciode JTXV
1 HP5082-0112 SRI —
2 HP508?-0300 SRD —
I
1	 ! HP5082-6459 Diode —
1	 ' 2N2222A Transistor JTXV
1 2N2-857 Transistor JTXV
1 2N2907A Transistor JTXV
2 2N3251A Transistor JTXV
5 2N3421 Transistor JTXV
8	 I NE02107 Transistor —
2 NE64480 Transistor —
1 KJ6001 Transistor —
2 HA2520 High Performance Op-Amp	 I MiL-883, Class B
1 MC4344F Phase Detector MIL-883. Class B
2 IAC101371- Decade Counter MIL-883, Class B
10	 ' MIC76T IF Amp MIL-883, Class A
2	 i MlC236 ,.F Mixer MIL-883, Class A
2 MIC336 IF Mixer	 f MIL-883, Class A
F-3
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Table F-2. Parts List - RF Section (Cont)
Quantity Part Number Description
Procurement
Level
12 MS750873 Inductor —
104 — Inductor, Variable —
4 — Inductor —
1 — Transformer —
5 — SW Quartz Crystal —
20 — Feed Thru —
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